• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 107 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0G3519: MSPM0Gx51X ADC sequence trigger clarification

Eugene K
Intellectual 340 points

Part Number: MSPM0G3519

Hello,

MSPMGx51x TRM states the highlited. Does that mean that

  • TRIG triggers the whole sequence again meaning that all channels with it will be converted between TRIGs
  • or every single channel within the sequence requires new TRIG and sequence eventually rolls over to first channel after the set number of TRIGs?

image.png

Regards,

Eugene

  • +1
    Guru 102595 points

    There's a TRIG bit in each MEMCTL register, and it applies on a per-channel basis. You could apply an arbitrary pattern of TRIG settings in the sequence, but that would be unusual. Three common use cases:

    1) Set TRIG=1 for all channels: Each trigger steps through the sequence.

    2) Set TRIG=0 for all channels: Sequences run (repeatedly with CONSEQ=3) as fast as the ADC can run.

    3) Set TRIG=1 for (only) the final channel in the sequence: Each trigger runs the sequence, then it pauses before the next sequence.

  • 0 in reply to Bruce McKenney
    Intellectual 340 points

    IMHO, this should be explained in detail in TRM or application note with examples.