• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 32 subscribers
  • Views 154 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0L1228: the leakage current of HDIO and ODIO on MSPM0L1228

Frank(EP) Liu
Expert 5300 points

Part Number: MSPM0L1228

hi ,

from datasheet, I can only see leakage for below.

 

image.png

how about the leakage current of HDIO and ODIO on MSPM0L1228?

 

BR,

frank

 

  • 0
    TI__Mastermind 31305 points

    Hi Frank,

    Below specifications are just for your reference:

    HDIO: max 350nA

    ODIO: No available parameter

    B.R.

    Sal

  • 0
    Prodigy 120 points

    Hi Sal,

    This is Phison AE Wills.

    I would like to clarify whether the HDIO, DOIO, and SDIO leakage current specifications in the datasheet are applicable only at VDD = 3.3 V.

    When VDD = 0 V, do these IOs have the same leakage limits, or are there separate specifications for the unpowered state?

    Thank you.

  • 0 in reply to Wills Chou
    TI__Mastermind 31305 points

    Hi Wills,

    Wills Chou said:
    When VDD = 0 V, do these IOs have the same leakage limits, or are there separate specifications for the unpowered state?

    The leakage current is the spec when VSS<=VIN<=VDD in a certain IO.

    (Or maybe: VSS-0.3<VIN<VDD+0.3, I am not sure which one is the MSP standard)

    I think if the VDD=0V, users shoud take care on VIN of the IO pins.

    As for leakge current, I think it follow the same spec under the recommended / absolute max ratings.

    B.R.

    Sal

  • 0 in reply to Sal Ye
    Prodigy 120 points

    I would like to clarify the IO leakage behavior when the MCU is powered off (i.e., no supply applied to VDD).

    Are the leakage current specifications for HDIO, DOIO, and SDIO defined only for the powered condition (for example, VDD = 3.3 V as stated in the datasheet)?

    If the MCU is unpowered, do these IOs follow the same leakage limits, or are there different or undefined leakage characteristics in the power-off state?
  • 0 in reply to Wills Chou
    TI__Mastermind 31305 points

    Hi Wills,

    Within recommendation range, the IO leakage current should have same limitation:

    With the range of 0V<VDD<1.62V, I am not sure whether it also applied the same max limitation, as internal circuit might not work.

    If VDD=0, the MCU impedance has no meanings, as your input to the IO pin should also be 0V. Then no leakage current is expected.

    B.R.

    Sal