• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 112 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM2612: Regarding internal architecture

David Park
Expert 7410 points

Part Number: AM2612
Other Parts Discussed in Thread: TMS320F28388D, UNIFLASH

Hi,

Could you check below questions?

For dual-core products, is it possible to share peripherals between cores?

(For example, if Core1 uses UART1 and Core2 uses UART2, can each core observe the other's peripheral? Can they access each other's RAM?)

Customer has been using TMS320F28388D. In the AM series, is there a mandatory master core that must operate, or are the cores equivalent without a main core designation?

Regarding PRU-ICSS: Should this be considered as a separate core dedicated to communication apart from the dual cores? Can stack firmware be downloaded via debugger or UniFlash?

Looking at the AM261x as an example, PRU-ICSS appears to be an independent core that should be connected to the 3-port Ethernet function. Is this configuration user-definable?

When downloading the stack to PRU-ICSS, is there a separate flash memory area independent from the flash on the main cores? (Checking where the stack is downloaded)

Thanks.

  • 0
    TI__Guru 62220 points
    David Park said:

    For dual-core products, is it possible to share peripherals between cores?

    (For example, if Core1 uses UART1 and Core2 uses UART2, can each core observe the other's peripheral? Can they access each other's RAM?)

    Yes, it depends on the MPU configuration, but yes they can access the memory address space.

  • 0
    TI__Guru 62220 points
    David Park said:

    Regarding PRU-ICSS: Should this be considered as a separate core dedicated to communication apart from the dual cores? Can stack firmware be downloaded via debugger or UniFlash?

    Looking at the AM261x as an example, PRU-ICSS appears to be an independent core that should be connected to the 3-port Ethernet function. Is this configuration user-definable?

    When downloading the stack to PRU-ICSS, is there a separate flash memory area independent from the flash on the main cores? (Checking where the stack is downloaded)

    Yes PRU ICSS is a customizable core, you can use it for 2 port ethernet or Ethercat or Profinet.

    In protocol programs, the R5f core loads the pru with the firmware of Ethernet/profinet etc.

    The PRU Firmware is stored in the same flash, part of the mcelf binary 

    David Park said:
    Regarding PRU-ICSS: Should this be considered as a separate core dedicated to communication apart from the dual cores? Can stack firmware be downloaded via debugger or UniFlash?

    Yes you can use debugger to load the binary