• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 470 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MIBSPI5 working

Bindu Tanguturi
Expert 1180 points

Other Parts Discussed in Thread: TMS570LS20216

Hi,

We are using TMS570LS20216 processor (144pin package). As per thr TRM, MIBSPI5 can be configured as parallel mode.

But as per our requirement we don not need it it operate in Parallel mode. I have read two registers which mention about configuring in Normal SPI mode for this module.

Is it possible to configure this module working as same as SPI1 and SPI3 ? 

For the 144pin package, we can operate the SPI5 in 2pin parallel mode if we want. If i configure this as normal SPI mode, what are the default pins that will be used for communication ? Suppose if MISO0 is used as SPI function in this module, will the other pin MISO2 can be used as GPIO ?

Thanks in advance.

  • 0
    TI__Expert 6985 points

    Hi Bindu,

    Yes it is possible to configure the MIBSPIP5 to behave as MIBSPI1 or MIBSPI3.

    With the help of the register SPIPC0 (SOMIFUN[7:0] and SIMOFUN[7:0]) you can configure the function of the MISO and SOMI pins as normal GPIO pins or as SPI functional pins.

    The SPIPMCTRL Register can be used to configure the parallel mode, but by default it is configured to "normal operation" which dosn't use the parallel mode.

    In this case SIMO[0] and SOMI[0] will be used for SPI communication, the pins SOMI[1:3] and SIMO[1:3] can be used as GPIO.

     

    Best Regards,

    Christian