• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 100 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: IBIS model Inquiry

Renan Santos Adriano
Mastermind 26505 points

Part Number: TMS570LC4357

Hello Experts,

We are using the official tms570lc4357zwt.ibs model.  According to the TMS570LC4357 datasheet, pin K3 corresponds to EMIF_CLK/ECLK2, but K3 is completely missing from the [Pin] section of the IBIS file.

Could you please confirm whether this is an omission in the IBIS model? Do you have an IBIS model file with the K3 pin model?

Regards,

Renan

  • 0
    TI__Guru**** 201476 points

    Hi Renan,

    Based on the TMS570LC4357 datasheet, the pin K3 is assigned to the EMIF_CLK/ECLK2 function. The datasheet provides the following details for pin K3:
    • Signal Name: EMIF_CLK/ECLK2
    • Type: I/O
    • Default Pull State: Pulldown
    • Pull Type: Programmable, 20 µA
    • Output Buffer Drive Strength: 2mA ZD / 8mA
    The current IBIS model is intended for standard I/O signal integrity. For high-speed clock analysis, we recommend that customers define the clock driver characteristics manually within their simulation environment to ensure the highest accuracy for their specific system timing. You can use the driving strength etc in the Datasheet to create a custom IBIS or Verilog-A model that matches your simulation requirements.
  • 0 in reply to QJ Wang
    TI__Mastermind 26505 points

    Hello QJ Wang,

    For our signal-integrity analysis, the 2 mA / 8 mA drive-strength information is not sufficient to accurately reproduce the clock output buffer EMIF_CLK, since the result is strongly dependent on the driver's I-V characteristics and rise/fall waveforms.

    Can you please generate the model for the clock or do you have a similar pin model? Is the A12 pin (ECLK1) can be an equivalent model?

    Regards,
    Renan

  • 0 in reply to Renan Santos Adriano
    TI__Guru**** 201476 points

    Hi Renan,

    Because this device is a mature product, an updated official model file is not available. However, we can successfully resolve this for your signal integrity simulations by manually patching the .ibs file using an engineering approximation from the physically adjacent pin L3 (EMIF_CKE).
    Since L3 belongs to the same EMIF clocking group and sits directly next to K3 on the BGA package substrate, it shares nearly identical electrical parasitics (RLC) and buffer characteristics.