• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 109 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM263P4: boot process

Jan Bock
Expert 3860 points

Part Number: AM263P4
Other Parts Discussed in Thread: TMDSCNCD263P-SIP

I am going to design a circuit based on the AM263P4 microcontroller with Flash-in-Package variant (ZCZ_F).

I was looking to the boot process and, in particular, to the boot pins map reported in Table 5-2 of the reference manual (shown below).

 

 

Can you confirm that boot from internal flash uses the boot mode "OSPI (8S) - Octal Read Mode"?

If that is the case, it is a bit unfortunate as the SOP0 and SOP1 are PWM outputs too.

  • 0
    TI__Expert 4650 points

    Hi Jan,

    Thank you for your patience!

    Jan Bock said:
    Can you confirm that boot from internal flash uses the boot mode "OSPI (8S) - Octal Read Mode"

    Internal SIP Flash can boot in OSPI-1S mode, OSPI-8S mode and xSPI (OSPI 8D) mode.

    Jan Bock said:
    If that is the case, it is a bit unfortunate as the SOP0 and SOP1 are PWM outputs too.
    Regarding your concern about the SOP0 and SOP1 pins sharing functionality with the PWM outputs:
    SOP pins are strictly used for bootstrap functionality only at the release of PORz (Power-On Reset). The ROM bootloader samples the state of these pins at reset to determine the BOOTMODE. Once this sampling is complete, these pins are released and can be operated in their normal functional mode (such as PWM).
    To ensure that the initial boot strapping logic does not interfere with your runtime application (or vice versa), it is standard practice to use an SOP isolation/latch buffer. This buffer drives the required boot states during reset and isolates the path immediately after, preventing any interference with your PWM signals.
    For a practical implementation, please refer to the  TMDSCNCD263P-SIP, Evaluation Module (EVM), which is specifically designed for the AM263Px ZCZ_F package. You can download the schematics and design files from the TI TMDSCNCD263P-SIP Tool Page to see exactly how the SOP latching circuit is hardware-implemented.
    Please let us know if this clarifies your design approach or if you have any further questions!


    Thanks & Regards,
    Rijohn