• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 31 subscribers
  • Views 116 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MSPM0H3216-Q1: programming pin issue

Lavanya M
Prodigy 20 points

Part Number: MSPM0H3216-Q1
Other Parts Discussed in Thread: MSPM0H3215, MSPM0H3216, C-GANG

We are using the MSPM0H3215 MCU, but the TI support website does not have a dedicated forum for this device. Therefore, we approached the MSPM0H3216 E2E forum for support.

We are using a third-party programmer (C-GANG), which supports the MSPM0H3216 series but does not support the MSPM0H3215. Is there any specific reason for this limitation?

  • 0
    TI__Genius 15430 points

    Hello,

    Please download the GUI version 2.98. Don't use the version 3.x, it can't used for C-GANG now. On GUI version 2.98, it can support MSM0H3215.

    GangPro-AEM-Dec-2025.ZIP

    BR,

    Janz Bai

  • 0
    Prodigy 20 points

    Thank you for your previous suggestion.

    We are currently facing another issue while implementing two PWM signals on the same board. We are generating the second PWM signal using the TimerG module of the MSPM0H3215/3216.

    During testing, we observed that random glitches occasionally occur in the PWM output, particularly when the PWM duty cycle is updated dynamically based on the ADC value.

    Could you please help us understand the possible cause of these random glitches and provide the recommended configuration or method to achieve a completely glitch-free PWM output?

    Our application requires two PWM outputs using different timer modules, with the duty cycle dynamically updated based on the ADC value. We would like to ensure that the duty-cycle update does not cause any abnormal pulses or glitches in the PWM output.

    Please suggest the recommended TimerG configuration, shadow/load mechanism, or register update sequence that should be followed for reliable and glitch-free PWM operation.