• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 29 subscribers
  • Views 336 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM48 PIN Description

HanSeoung Lyoo
Intellectual 320 points

Hello, TI.

I have a question.

The pin name of GIOB[2] is pin number of F2, by the SPNS174-SEPTEMBER 2011(Page 26).

The pin name of MIBSPI3NCS[0]/AD2EVT/GIOB[2] is pin number of V10, by the SPNS174-SEPTEMBER 2011(Page 23, 29).

What's corret the pin number of GIOB[2]...?

  • 0
    TI__Mastermind 49120 points

    Hello,

    GIOB[2] on the RM48x microcontroller can be input from either the F2 or the V10 terminal. This is controlled by the state of the PINMMR29 register bit 16. This bit is cleared by default, which allows the GIOB[2] input to come from the F2 terminal. Setting this bit allows the input to GIOB[2] to be driven in from the V10 terminal.

    The reason behind this is as follows:

    The N2HET2 module on this MCU supports a feature wherein you can optionally disable selected PWM outputs from the N2HET2 whenever a fault is indicated to the N2HET2 module. This fault indication is done by driving the MIBSPI3NCS[0]/AD2EVT/GIOB[2] terminal low. It could be useful in the application to generate an interrupt to the CPU whenever an external circuit indicates a fault to the N2HET2 module. This is why this terminal is also mapped as an input to the GIOB[2] signal.

    The application can enable interrupt generation whenever a falling edge is detected on the GIOB[2] terminal which is input from the V10 terminal to disable selected N2HET2 PWM outputs.

    Note that the GIOB[2] output functionality is only mapped to the F2 terminal. We will clarify this implementation in the next datasheet and TRM updates.

    Regards, Sunil