SPI1/3/5 multibuffer disable missing in generated code from HalCoGen 03.04.00

Christian Fuchs1

Other Parts Discussed in Thread: HALCOGEN

Hi,

If I don't want the multibuffer feature for SPI1/3/5 I now can check a seperate checkbox in HalCoGen. But if I do this the bit0 (=MSPIENA) in MIBSPIE register stays set.

I'm not sure if this is a bug or a feature?

Thanks

Christian

over 12 years ago

0 Zhaohong Zhang over 12 years ago

TI__Mastermind 22715 points

Christian,

Your question has been forwarded to Halcogen team. They will reply you shortly.

Thanks and regards,

Zhaohong

0 Prathap over 12 years ago in reply to Zhaohong Zhang

TI__Genius 14205 points

Sorry for the confusion. It's a Bug in HALCogen, MIBSPIE register is used during startup where we initialize the MIBSPI RAM, and was not reverted back.

Please do not select the "Memory Built in self test / Memory parity Self check" for MIBSPI 1 / 2/ 3 in SAFETY INIT tab if MIBSPI driver is not selected.

Regards
Prathap

0 Oliver Wilhelm over 12 years ago in reply to Prathap

Prodigy 240 points

Good Morning,

I do have nearly the same problem: Where to select SPI 1/3/5 at Halcogen 3.03 with compatible mode?

0 Christian Fuchs1 over 12 years ago in reply to Oliver Wilhelm

Expert 1250 points

Hello Oliver,

I think this is not possible with HALCoGen 3.03. I've found the checkboxes to choose compatibility mode only in version 3.04 (but then with the bug explained in my first post).

Currently I'm using version 3.04 and activate the compatibilty mode manually after the call to spiInit(). This works for me. Here is my function to do this (in file spi.c):

/* USER CODE BEGIN (27) */

void spiDisableMultiBufferMode(mibspiBASE_t *spi)

{

spi->MIBSPIE &= ~0x00000001;

}

/* USER CODE END */

Best Regards

Christian

0 Oliver Wilhelm over 12 years ago in reply to Christian Fuchs1

Prodigy 240 points

Ok.

Thanks a lot!

Arm-based microcontrollers

Arm-based microcontrollers forum

SPI1/3/5 multibuffer disable missing in generated code from HalCoGen 03.04.00