• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 466 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

external RAM with EMIF

enrico terraneo
Intellectual 695 points


Hi all,

I'm using TMS570LS3137 with CCS v5.

My project has two external RAM connected to TMS570 by EMIF. I would like to use the two external RAM in a redundant configuration, so as to increase the safety of data stored. I'm again evaluating two possible cases of How to use the external RAM.

first case) external RAM (redundant mode) for dynamic memory (heap) .

How do I configure CCS to have two memory heap? How can I use malloc and free functions?

second case) external RAM (redundant mode) for global & static variables.

How can I store global and static variables on both memories?


Thanks

  • 0
    TI__Mastermind 22715 points

    Enrico,

    TI compiler only generate one heap and does not automatically produce two copies of the same global variable. I would suggest you defining two memory sections in the link commend file. One section for one external RAM. Then you can define two data arrays and assign one array to one memory section for external RAM. You software will be responsible to write and check those two arrays.

    Thanks and regards,

    Zhaohong

  • 0 in reply to Zhaohong Zhang
    TI__Mastermind 23000 points

    It may be possible to do what you ask by your system level wiring of the external memory chip selects.  You could set this up as three memories to CPU's view - one to write two  (which activates chip selects for both memories) and two additional chip selects for read (one per memory).  Software could then send all writes to the addresses corresponding to the ganged chip selects, then read back from each memory independently by using the separate chip selects on different address ranges.

    Regards,

    Karl