• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 404 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Is there an error in the technical reference Manual spnu499a section 6.7.5?

Pritesh Gudge
Intellectual 300 points

I am consulting the technical reference manual for TMS570LS31x/21x 3276.techrefmanualspnu499a31x.pdf. In the TCRAM control and status registers Index (6.7) specifically section 6.7.5 RAMERRSTATUS : in table 6-6. In the last row SERR  - Description: Should it be "This bit mut be cleared by writing '0' ....." rather than "..by writing '1'..." ?

  • 0
    TI__Intellectual 1400 points

    Hi,

        I just talked with our TCRAM expert and checked the RTL code of this module, the conclusion is that our TRM is correct. It should be clear the flag by writing 1, not 0.

    The reason why we design the logic like this is  that writing 1 is more efficiency and quick then writing 0. since writing 1 only needs one instruction and writing 0, you

    need to read the data first, then modify it and finally write it back.

    Thanks,

    Ken