This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SPNA106B cpu's event signaling mechanism

Hi,

on page 5 of SPNA106b (Jan 2013), section 2.4:

The CPU event signaling can be enabled by clearing the “X” bit of the performance monitoring unit’s “Performance monitor control register, c9”. 


Can you confirm that this is wrong: cpu event signaling can be enabled by setting the "X" bit.


Tristan.