This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

HalCoGen does not generate correct SDRAM-setup

Other Parts Discussed in Thread: RM48L952, HALCOGEN

Hello,

We are in progress of making our own board with an RM48L952 MCU.

During the work of getting the SDRAM to work, I just discovered that after having typed in the timing parameters for the SDRAM, the code generated in emif_SDRAMInit

does not change if I only changes the PLL1 frequency (and thereby the clock for the EMIF module).

The counts stays the same unless I just look at the EMIF-tab.

I suppose this is not intentional!

Best regards

   Michael c".)

 

  • Hi Michael,

    Sorry for the inconvenience caused, It's a bug in HALCoGen. Will inform the developer to fix this in upcoming release.

    Until then please make sure PLL settings are carried before setting EMIF.

    Regards
    Prathap