Hello,
1) What triggers a Clock Monitor Interrupt (ESM 1.11)?
2) If a PLL slip results in an automatic switchover to the oscillator, are the existing dividers for downstream clocks still in place? I.e., will the downstream clocks be slowed down proportionately?
Thanks, Charlie Johnston