Other Parts Discussed in Thread: TMS570LS3137
Hi,
While I was looking technical reference about TMS570ls3137, I see wait states register in flash specifations.I did not understand anything..Why does it use??
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Other Parts Discussed in Thread: TMS570LS3137
Hi,
While I was looking technical reference about TMS570ls3137, I see wait states register in flash specifations.I did not understand anything..Why does it use??
Hans,
The Flash bank only only at about 45 MHz. you need to add wait states to work with a 180MHz CPU. In the Flash wrapper, pipeline buffers are implemented to minimize the penalty.
Thanks and regards,
Zhaohong
Hans,
EEPROM bank is a 64 bit wide memory. With TI Flash API, you can program 8 bytes each program cycle.
Thanks and regards,
Zhaohong