Hello,
When configuring an ADC to trigger off of RTI_COMP0, does the rising / falling edge setting have any effect? For example, if set to falling edge, will the trigger occur when the corresponding RTIINT flag is cleared?
Thanks, Charlie Johnston
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
When configuring an ADC to trigger off of RTI_COMP0, does the rising / falling edge setting have any effect? For example, if set to falling edge, will the trigger occur when the corresponding RTIINT flag is cleared?
Thanks, Charlie Johnston
Hello Charlie,
That is correct. By default the trigger event is a falling edge, so for an RTI compare0 interrupt the trigger will happen when the flag is cleared. You can also refer to the post:
http://e2e.ti.com/support/microcontrollers/hercules/f/312/p/287063/1003111.aspx#1003111
This includes information that allows you to automatically clear the RTI interrupt flag without actually interrupting the CPU. This information has been recently included in our documentation (SPNU499).
Regards, Sunil