• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 177 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

theoretical performance computation

matteo lucarelli
Genius 3265 points


Hi,

can you suggest some starting point (a document? a table somewhere?) to know more about the calculation of the theoretical performance of the processor and external devices (such as DMA)? For example how many CPU cycle are required to perform a specific operation?

Thank you

  • 0
    TI__Genius 13810 points

    I am not awared that such a table exists.

    The answer to your question is very specific to the contiguous instructions and the status of the bus availability.

    For example, one instruction, from fetch to execute finish, roughly takes 7 cycles. However, with pipeline catch, it behaves like a one cycle instruction. However, if it is AXI bus load instruction, it will take roughly 25 cycles because the data is not ready. Again, it also depends on the MPU settings.

    Regards,

    Haixiao