This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

tms570ls3137 gio pins

Other Parts Discussed in Thread: HALCOGEN

    i am using a 570ls3137 chip ,the footprint is 144pins. in the datasheet ,I find there are GIOA【2,5,6,7】and GIOB【2】five pins have gio function, and my question is :

   is there any pin else can be configured as an IO pin?

  • Hello LC,

    Almost all of our functional pins (think functional = features beyond GIO) are capable of being configured in a GIO mode. This includes all mibSPI, DCAN, ECLK, N2NET, etc pins. For the 144 pin package it is possible to have up to 59 GPIO pins if considering only the default pin functions. If pins are reconfigured using the IOMM/pin muxing feature, more GPIO functionality can be brought out of the device. Details of how to configure the functional pins into GIO are included in the technical reference manual, spnu499b.

  • is that mean that i can configure the 15pin N2HET1【22】 as an normal gio pin,and use it to drive a MOSFET by software or trigger an INT?
  • Hello LC,

    The N2HET1 pins can be configured as GIO and used as you would use any GPIO, however, these pins do not have interrupt capability in GIO mode. The only GIO pins with interrupt capability are those tied to the GIOA and GIOB ports.

  • Hello,

    Is there any documentation on how to change Halcogen to set up peripheral pins for GIO?

  • Cass,

    If the pin has a GIO mode then there is usually a tab called 'port' that looks like this, where I have selected GIO mode for the first pin:

    Not every peripheral supports GIO capability.   Most pins on the device do except for say EMIF.
    But you might have to change the pinmux to get a module with GIO controlling the pin that you want to use as GIO.

    Also HETs have GIO capability but don't have a GIO mode.   You read/write from the GIO control registers and effectively HET does something similar.   So let's say a HET program sets some pin high, this shows up in the HET DOUT register.   If you want the CPU to then set that pin low, you just clear the bit in the DOUT register.
    There's no 'ownership' of the pin between a GIO mode or HET it's shared.   We do provide data set and data clear registers though to allow you to safely set/clear a pin without affecting other pins.