• State Resolved
  • Locked Locked
  • Replies 8 replies
  • Subscribers 32 subscribers
  • Views 1364 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

mibspi

ron chow
Prodigy 240 points
Other Parts Discussed in Thread: HALCOGEN

i am used two rm48 board communicatin whih mibspi(whithout DMA).  but i cant receive data. i need  simple example about mibspi5. i am  from china. please send code to my email zhouranvip@sina.com.1856.MIBSPI5_slave.rar5861.MIBSPI5_master.zip

  • 0
    TI__Genius 9015 points

    Hello Ron,

    I have forwarded your question to one of our experts.  Due to end of year holidays and vacations the response may be delayed.

  • 0 in reply to John Hall
    TI__Expert 4610 points

    Hi Ron Chow,

    I tried to compile the project you had attached in the query and i am getting some compile errors. Can you let know the compiler version you are using? And the list of changes you had done to the base halcogen code? I see some differences between your code and halcogen code, like in the mibspi.c at PC0 registers where only some of the pins are configured as SPI functional pins..

    Regards,

    Praveen

  • 0 in reply to Praveen Kumar Ravichandran
    Prodigy 240 points

    i use halcogen version 03.06.00,ccs5.30.

    the list is my changes based on default halcogen:

    1. enable mibspi5 in  pinmux (and also set corresponing hardware in board,i  succeed to communicate between two spi5)

    2. in master board  i enable master mode and internal clock ,while disable  enable master mode and internal clock in slave board.

    3. i enable mibspi5 driver 

    4.  the other is default.

    i use wire line the mibspi5 pin:

    master          slave

    clock ---------clock

    cs0------------cs0

    somi0--------somi0

    simo0-------simo0

    i also noticed that not all pin are set functional but i set also item(chocice ) in functional in halcogen. meanwhile,i am confused default chip select oxFF,because  i only used cs0.

    i am very appreciated to get  help form u!!!!

  • 0 in reply to ron chow
    Intellectual 505 points

    Maybe This fault can be about multi buffer size. Your buffer size is 8 but , rx buffer size 16 in  mibspiGetData function.

  • 0 in reply to hans gutenberg
    Prodigy 240 points
    you mean the var in main()? at present,slave can receive one data,but. in rxbuf register rather then mibspi5 ram. master receive one data in mibspi5 ram,while send 8 data. i think maybe slave cant konw how to write rxbuf register to mibspi5 ram. Merry Christmas!
  • 0 in reply to ron chow
    TI__Expert 4610 points

    Hi Ron Chow,

    Regarding your question on 'meanwhile,i am confused default chip select oxFF,because  i only used cs0.'  The CSDEF defines the Chip select default pattern ie). the polarity of the chip select during the idle state.

    Having said that, i observe in the projects you had attached, that the CSDEF is programmed differently for master and slave. Can you leave it to 0xFF for slave and try if the transfer is working?

     

    Regards,

    Praveen

     

  • 0 in reply to Praveen Kumar Ravichandran
    Prodigy 240 points

    thank u ! it is not ok.can u give me a example?

  • 0 in reply to ron chow
    TI__Expert 4610 points

    Hi Ron Chow,

    Please find the example attached below:

    3823.MIBSPI_MASTER_SLAVE_4Pin_CS0.zip

    Couple of things you may have to note, if you are using RM48 as MIBSPI slave:

    - Run the slave code first and then start the master code.

    - The C2TDELAY configuration in Master has to be configured to a high value(as in the attached example), for the  MIBSPI slave to trigger the transfer

    Please let us know, if you have any more queries.

     

    Regards,

    Praveen