• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 316 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

T4C1294NCPDT EPI GP Register question

David Wende
Intellectual 680 points

What is the difference between the EPADR / EPSZ and the ERADR / ERSZ (peripheral versus RAM) size and address.

My application involves a single FPGA connected to CPU via EPI in GP mode.

Another question:

Can I have reads and writes to/from the FPGA and somehow select either auto-increment address (for example accessing a linear sequence of addresses) or non-auto increment, for example accessing a FIFO port in FPGA?

Thanks

  • 0
    TI__Guru**** 244400 points

    Hi David

    EPADR/EPSZ is used to access directly addressable devices, while ERADR/ERSZ is used for indirectly accessed memories in which address and data are sent separately

    Yes, you can have linear sequence and non-auto increment, but there is no bit to select that. As an example you can use NBRFIFO for linear spaces where address will be incremented and Block Read Path for non-auto increments..

    Amit