• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 367 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

MINITGCR based DCAN RAM Initialization sequence

Pashan None
Genius 5660 points


Hello Support,

Using MINITGCR based initialization for DCAN RAM area, do I have to SET DCANCTL Register INIT Bit as HIGH or LOW.
Or, it doesn't matter in any way.
In essence does DCAN Peripheral registers need to be in any special way [except may be PMD field of DCANCTL Register] before MINITGCR based DCAN RAM initialization is triggered?
Any help will be be useful.
Thank you.
Regards
Pashan

  • 0
    TI__Mastermind 49120 points

    Hello Pashan,

    No special configuration of the DCAN module is required to initialize the DCAN RAM using the system module auto-initialization mechanism.

    You do need to enable the parity checking mechanism inside the relevant DCANx module if you also want the associated parity memory to be initialized.

    In general though, it is recommended to ensure that the INIT bit is set in the DCAN CTL register to avoid the DCAN message handler also writing to the DCAN RAM at the same time.

    -Sunil