• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 438 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DMM imprecise read or write error: User intervention needed for ESM forwarding/clearing?

oliver.gruendonner
Intellectual 830 points
Other Parts Discussed in Thread: TMS570LS3137

Hi.

My question is regarding the TMS570LS3137.

In spns162b.pdf, page 96, chapter "4.18.2 ESM Channel Assignments", Table 4-36, are also the following two channels stated:
* "DMA/DMM - imprecise read error", Group 1, channel 5
* "DMA/DMM - imprecise write error", Group 1, channel 13

Regarding the DMA I already have from TI the following information:
  * DMA.a.: In case an imprecise DMA read or write error occurs, this information is directly forwarded to the ESM module. I.e. this error information forwarding to the ESM module is enabled in HW, and there is no corresponding register bit through which this forwarding could be enabled or disabled.
  * DMA.b.: In case an imprecise DMA read or write error occurred, there is no corresponding DMA register flag which has to be cleared. I.e. in case a SECOND imprecise DMA read or write error occurs, this information will also be forwarded to the ESM module (i.e. without the need to clear a DMA register flag).

Regarding the DMM I have only the following information from the spnu499b.pdf:
  * DMM.a: Page 1647 and 1648: Chapter "30.2.3 Error Handling".
  * DMM.b: Page 1654 to 1662: The corresponding bits for the different errors which are described in Chapter "30.2.3 Error Handling".

So I have now two questions:
  * QUESTION 1: The information from the two DMA points, (i.e. point DMA.a and DMA.b) which are stated above for the DMA module, is ALSO valid for the DMM module. I.e. there are no corresponding DMM bits which have to be set or cleared in case of an imprecise DMM read or write error, which would be needed for correct operation with the ESM module. Can you confirm?
  * QUESTION 2: The information which is stated in the two DMM points above (i.e. point DMM.a and DMM.b) is ONLY relevant for the correct operation with the VIM module. I.e. this informtion is not relevant for the ESM module. Can you confirm?

Thank you and regards
Oliver.

  • 0
    TI__Guru**** 190696 points

    Hello Oliver,

        * QUESTION 1: The information from the two DMA points, (i.e. point DMA.a and DMA.b) which are stated above for the DMA module, is ALSO valid for the DMM module. I.e. there are no corresponding DMM bits which have to be set or cleared in case of an imprecise DMM read or write error, which would be needed for correct operation with the ESM module. Can you confirm?

    CT>> Your understanding is correct. It applies to DMM as well. No bits will be set inside the DMM module. The error is generated by one of the infrastructure interconnect components for which shared by both the DMM and the DMA and the error is routed directly to the ESM module. 


      * QUESTION 2: The information which is stated in the two DMM points above (i.e. point DMM.a and DMM.b) is ONLY relevant for the correct operation with the VIM module. I.e. this informtion is not relevant for the ESM module. Can you confirm?

    CT>> Your understanding is correct. These are functional errors detected during the packet receiving by the DMM. They are not relevant to the ESM module.