Dear all,
I am a bit confused about the following sentences containing in the TRM spnu499b, chapter 5.1.2:
bw - Normal data space bank data width of a Flash bank. The bw is 128 bits (144 bits including the
error correction bits).
bwe - EEPROM emulation bank is 128 bit wide (144 bits including the error correction bits).
As far as I know the program memory (flash bank 0-1 in the mentioned device) is connected to CPU via 64 bit ATCM interface with 8 bit calculated ECC. Emulated EEPROM is connected via Level 2 interface of the same width as ATCM.
Also my attempts with TI flash API library have shown that data alignment is 64 bit. Have a look at pretty historical posts ;-)
So it seems the chapter 5.1.2 does contain improper values, right?
Thanks for your clerification in advance,
Best regards,
Jiri