• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 276 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137 DCC Input Clock Duty Cycle

Charles Johnston
Expert 2690 points

Hello,

I'm using DCC2 with the oscillator as Clock0 at 18MHz and HET2 pin 0 as Clock1 at 10KHz.  Is there a limitation on the duty cycle of the PWM from the HET?  Ideally, the duty cycle would be ~50%, but I want to also use the same instruction to generate an interrupt.  I'd like to set a constant duty cycle somewhere between 5% and 95%.

Thanks, Charlie Johnston

  • 0
    TI__Mastermind 22715 points

    Charlie,

    The clock 2 counter can count pulse of frequencies up to 350-400 MHz with 50% duty cycle. The limitation on clock 2 input is that the high/low time should be longer than the the 350-400 MHz pulse (50%). There is no issue to cover a 10KHz signal with 5-95% duty cycle.

    Thanks and regards,

    Zhaohong