• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 32 subscribers
  • Views 830 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM48 Outputing VCLK on ECLK pin

vincent chardon66
Prodigy 20 points
Other Parts Discussed in Thread: HALCOGEN

Hello,

I want to output VCLK clock. I have seen two registers which allow to output clock for test purpose, CLKTEST and ECPCNTL. I can successfully output a clock using CLKTEST register (at least SYSPC1 to SYSPC9 should be set correctly and in particular the ECPCLKFUN bit).

But the only way to output VCLK is by using ECPCNTL, but the only way I can get a clock is by setting CLK_TEST_EN to 5 in CLKTEST, which I think then override ECPCNTL settings...

What should I do in order to have VCLK on ECLK pin ? As ECLK pin buffer is limited to 20MHz is it possible to output GCLK with CLKTEST and still use the divider defined in ECPCNTL ? What am i missing ?

Thanks

 

 

  • 0
    TI__Intellectual 1855 points

    Hi Vincent,

    Your query has been forwarded to an expert. We will get back to you. In the mean time, can you share the  code you are using to achieve this? Are you using HALCoGen or did you write your own code?

    Regards,

    Vineeth

  • 0
    TI__Mastermind 32565 points

    Hi Vincent,

    Set CLK_TEST_EN to 0xA. This will configure the ECLK clock source as VCLK or OSCIN (as configured in ECPCNTL register).

    Try the following steps

     - Configure SYSPC1-9 registers to set ECLK as functional output pin

     - Leave CLKTEST to the default value (CLK_TEST_EN = 0xA)

     - Configure ECPCNTL register : Set ECPSSEL as 0 and ECPDIV accordingly

    Hope this helps!

     

    Regards,

    Veena

  • 0 in reply to Veena Kamath
    Prodigy 20 points

    Hi Veena,

    That was exactly the hint I was missing. If I summarize :

    When CLKTEST::CLK_TEST_EN=0xA, ECP pin is controled by ECPCNTL register settings

    When CLKTEST::CLK_TEST_EN=0x5, ECP pin is controled by CLKTEST register settings

    I am now able to output VCLK with a divider (with thus a much nicer signal)

    Thanks

  • 0 in reply to vincent chardon66
    Intellectual 355 points
    Hi Vincent

    I am working on similar project. Can you please provide me your code for the above things?
    It would be very helpful in my project. I am new to these things so it will take more time to figure out these things without your help.

    Thanks,

    Neeraj