• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 29 subscribers
  • Views 575 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Efuse stuck at zero test and ESM group 1 channel 40

Francisco Torres
Intellectual 585 points

Hello,

I am working with TMS570LS31x/21x. In spnu499b.pdf I can find the information:

a) Page 1718, Table 32-1

According to this table "Group 1 Channel 40" can not be set with a stuck at 0 Test.

b) Page 1721, Table 32-3. EFC Boundary Register (EFCBOUND) Field Descriptions

Bit 20 (EFC Single Bit Error) : This bit drives the single bit error signal when bit 16 (Single bit Error OE) is high.

This signal is attached to ESM error Group 1, Channel 40.

-----------------------------------------------------------------------

According to b) is would look like performing a stuck-at-zero test with bit 16 and 20 in register EFCBOUND would set ESM group 1 channel 40 but this is in contradiction with a) (also I have checked that ESM group 1 channel 40 is not set)

1) What is wrong in spnu499b.pdf? or, am I doing a wrong interpretation?

2) Is there any way of testing ESM group 1 channel 40? (I mean a test that will set this ESM flag).

Thanks,

Francis.

  • 0
    TI__Mastermind 49120 points
    Hi Francis,

    The connection to ESM group1 channel 40 is made from an OR of all the bits in the EFC Error Status Register (at address offset 0x3C). The bits in the BOUNDARY register are used to override single error signals and cannot override this composite error signal. This is the reason that ESM group1 channel 40 connection cannot be tested using a "stuck-at-0 test".

    There is certainly a way to test this connection. This is to make the EFC self-test fail. You can do this by running a self-test with either an insufficient number of self-test cycles programmed in the EFCSTCY register and/or an incorrect self-test signature in the EFCSTSIG register. Once this self-test is done a self-test error will be generated, which will set ESM group1 channels 40 and 41.

    Regards,
    Sunil
  • 0 in reply to Sunil Oak
    Intellectual 585 points
    Hello Sunil,

    Thanks for your answer.

    Is it possible to clear the error flags in registers

    EFC Error Status Register (EFCERRSTAT)
    EFC Pins Register (EFCPINS)

    I would need to continue with other tests after testing ESM group1 channel 40.

    Thanks,
    Francis.
  • 0 in reply to Francisco Torres
    TI__Mastermind 49120 points
    Hello Francis,

    You can clear EFCERRSTAT by just writing zeros. The EFC Selftest Done flag in the PINS register stays set until you start the self-test again, or until you reset the part.

    Regards,
    Sunil
  • 0 in reply to Sunil Oak
    Intellectual 585 points
    Thanks for your support Sunil.