This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Action on STC test interruption

Other Parts Discussed in Thread: TMS570LS3137

Hey guys,

we need some information regarding the STC test feature of the TMS570LS3137.

When preparing the SoC to perform the STC test, a WFI (wait for interrupt) instruction is supposed to start the test and put the CPU in a low-power mode. When the test is running, a CPU reset is expected when the test has finished.

Now, as far as I know, any interrupt (in addition to a reset) can wake up the CPU from this low-power (WFI) mode.

2 Questions are therefore from interest:

  • What will happen to the STC test, if the CPU get woken up by any interrupt during the test operation?
  • Will the expected CPU reset by asserted either never or at some later point in time?

Thanks in advance.

Kind regards,
Michael

  • Hi Michael,

    I have forwarded your answer to our expert in this area. He will get back to you soon.

    Regards,
    QJ
  • Hi Michael,
    The WFI is used to put the CPU in a stable state, such that the self-test controller knows it is ok to start the test. Once the STC controller takes over, there is no way to interrupt the self-test beyond pulling reset. During the self-test all of the interrupt signals to the CPU are blocked, but interrupts may continue to pend in the VIM.

    Regards,
    Karl