This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Using clock phase 1 or inverted SCLK with advanced SSI mode

Hi there,

I am using a Tiva C Series Connected Launchpad TM4C1294XL. At the moment I send 24 bits of data over SSI2 and manually set FSS/CS low before and high after transmission. Now I thought about using the advanced SSI mechanism wich does FFS automatically if I enable frame hold and use SSIDataPutFrameEnd for the third byte. In theory this would work great, but I need a clock phase of 1 (SSI_FRF_MOTO_MODE_1) which is not supported by advanced SSI.

Is there a possibility to simulate the clock phase or invert the clock polarity? I have connected a AD5754 to my Launchpad and this chip supports SSI_FRF_MOTO_MODE_1 and SSI_FRF_MOTO_MODE_2, because it ignores SCLK when FSS is low.

Thank you!