dear e2e,
we are using tms570ls3137, ccs v6.0 , halcogen v 4.4.0
we are trying to communicate with nvSRAM through i2c communication.
there is any possibilities to generate stop bit without updating the count into the data count register .
when i2c changing from master Transmitter to master receiver mode , delay is necessary.
