Section 5.14.2.5 of the TMCLC5704357 data sheet (SPNS195A –FEBRUARY 2014–REVISED MAY 2014) contains the EMIF asynchronous memory timing requirements. This section does not mention the output load used to for these numbers. How can the impact of capacitance loading be calculated for the timing of the outputs?