• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 31 subscribers
  • Views 485 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C Hibernation Question

ler
Expert 1070 points


Hello,

I am interested in using the hibernate mode on the TM4C devices because of the super low power.  I would like to retain variables in memory during the period of hibernation.  Is this even possible?  I believe the VDD3ON mode will hold I/Os for me, but can't figure out the approaches for retaining memory.  Perhaps an external piece of memory?

Thanks for your help.

LER

  • 0
    TI__Guru**** 244400 points
    Hello LER

    In VDD3ON mode only IO state is preserved. The only place that can retain data is the Hibernate Battery Back RAM which is a set of registers.

    Regards
    Amit
  • 0 in reply to Amit Ashara
    Expert 1070 points

    Hello Amit,

    So if I use Hibernation mode, with VDD3ON mode, I would like to maintain a chunk of battery backed SRAM that would maintain my program and heap space while the processor is hibernating.  Then, when the processor reboots, I could load the processors registers back up from same EEPROM (or SRAM) and begin executing from where I gracefully hibernated before.

    Does this sound like it would work?  What other considerations should I be making?

    Thank you.

    LER

  • 0 in reply to ler
    TI__Guru**** 244400 points
    Hello Ler,

    No. The Battery back RAM is a set of registers only. The main SRAM would be lost. If you want to maintain the SRAM contents then Deep Sleep with voltage scaling and frequency scaling would be correct low power state.

    Regards
    Amit