• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 355 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Concurrent Parallel XIP Flash and SRAM Design

Victor L-S
Intellectual 925 points

Hello Amit,

Two points...

In the schematics for the Flash I noted the P1 connector pin-outs are opposite to the X11 connector on the EK. In other words the odd and even sides are swapped.

In the software example you are using EPI0S0, EPI0S1 etc. while in the schematic it is EPIOS0, EPIOS1 etc.

Regards,

Victor

  • 0
    TI__Guru**** 244400 points
    Hello Victor,

    The P1 connector is mounted on the bottom of the board. So from a connection perspective the schematic would be shown as swapped.

    The correct nomenclature is as per software. It was an error during entry in schematic that a numeric "0" became alphabet "O".

    Regards
    Amit