This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Influence of error detection of EFuse controller

When it detects an error of EFuse controller, I want to know the impact on the microcomputer.
Does it affect to CPU function?
Does it affect to the flash and SRAM read and write function?
If it affects the CPU or memory, please tell me the contents of the impact.
Please tell me if there are other effects.

  • Hi Haggy,

      It depends when the error is detected and the severity of the error. After power up reset, the eFuse controller automatically reads the values of the eFuses and shifts them into registers. This operation is known as the efuse autoload sequence. These values stores in the registers are used to control some of the on-chip modules such as flash banks, pump and SRAM array. If there is failure during the efuse autoload sequence then the values read from the eFuses can not be relied on. All device operations should be considered unreliable. An error pin is asserted in this situation. So to answer your question, yes, it will affect the CPU function as the code the CPU is reading from which is stored in the flash may not be reliable due to incorrect Efuse values to control the flash banks and pump. 

  • I want to make one correction. The AJSM password is stored in the Customer OTP starting at 0xF0000000 while the system parameters are stored in the TI OTP.
  • Hi Haggy,

    Is your question answered? if your question is answered can you please click the 'Verify Answer' button to close the thread. Thanks.