This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
I'm reading "Safety Manual for TMS570LS31x and TMS570LS21x Hercules™ ARM®-Based Safety Critical Microcontrollers(Literature Number: SPNU511D)".
I have a question at chapter "7.97 Peripheral SRAM Parity".
This mechanism can perform fault injection test ?
Test procedure which I think is Test Register (DCAN TEST) in RDA (RamDirectAccess) bit set to "1", writing any data to RAM.