This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Difference between the two safety mechanism ?

I can't understand to difference of "Readback of Written Configuration"and "Software Readback of Static Configration Registers".
(ex: ID:PMM3 Periodic Software Readback of Static Configuration Registers, ID:PMM4 Software Readback of Written Configuration)


I want to implement above two safety mechanism,but I don't know how to implement the two.


What make a difference implement above two safety mechanism ?

  • Hello Arriy,

    Thanks for your question on this.

    Software Readback of written configuration mechanism is a method to insure any written configuration to a register is correct/has not incurred a fault during the write transaction. Faults can occur due to transients impacting the bus transactions or stuck bits in the register to name a couple of potential faults.

    The Periodic Readback of Static configuration registers is the process in which you read back registers that do not change as a result of the specific module operation to insure that they haven't been inadvertently changed by either the software, by transient events, or by some permanent failure of the bits in the register. This insures continued operation in the manner in which you originally intended. An example of a static configuration register would be any of the registers used to define the clock for the device during startup. A non-static register would be a receive register for SPI, CAN, or other protocol.
  • Hello, Chuck.

    Thank you your answer. I can understand roughly.

    But ,I want to add question.

    I understand, "Software Readback of written configuration mechanism =  Read back a non-static register"

    How to read back "non-static register" ?

  • Hello Arriy,

    I think the answer is too obvious to so you might have missed it.

    Arriy said:
    I understand, "Software Readback of written configuration mechanism =  Read back a non-static register"

    In my mind I would not expect that a dynamic register would not be written by the CPU/SW. This then would apply primarily to static registers or, at least, static portions of configuration registers. If you know of any specific registers that don't comply with this thought pattern, let me know and we can address them individually.