• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 30 subscribers
  • Views 392 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: Please tell me the changing conditions of InitDbg

user4777395
Intellectual 480 points
Part Number: TMS570LS3137

I use TMS570LS3137.

Please tell me the conditions that change InitDbg of CAN Control Register from 1 to 0.
InitDbg stays at 1 even though CAN transmission can be confirmed on CANoe.

  • 0
    TI__Guru**** 191736 points
    Hi,
    The InitDbg is set when the CAN enters debug state. It is cleared when it exits the debug state. When the CPU is halted (i.e. when you single step in the deubgger when the a breakpt is taken) it sends out a dbg_ack signal to the rest of the system. The signal is read by the CAN module. Whether or not the CAN enters debug state when the dbg_ack is set will depend on another bit called IDS (Interruption Debug Support Enable). This bit is in the DCAN CTL register. When IDS is set and dbg_ack is also asserted, the DCAN module will immediately enters debug state. When dbg_ack is de-asserted from the CPU, the InitDbg will clear to 0.