This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: About HET3 Use of DCC as Program Sequence Watchdog *DCC:Dual Clock Comparator

Part Number: TMS570LS3137
Other Parts Discussed in Thread: HALCOGEN

In DCC setting screen of HALCoGen, HET1 can be selected as the clock source for DCC1, HET2 can be selected for DCC2.

Can Program Sequence Watchdog consider DCC check with HET designated as clock source?
Also, if you specify HET as the clock source, you can not check the PLL with DCC, but are there to be exclusive use of these?

  • Hi,

    user4777395 said:
    Can Program Sequence Watchdog consider DCC check with HET designated as clock source?


    I am not aware of anything called a 'program sequency watchdog' that is implemented on the chip.

    Is this a software module that you have?   If so, is this a   'can it be done' question or is it a 'is it a good idea/recommended' question.

    I would need more info about the question if it is a 'can it be done' question.

    Really cannot answer  'is it a good idea' question especially without the full context;  but even then I think if it is a safety related question

    this is up to your systems engineers.

    user4777395 said:
    Also, if you specify HET as the clock source, you can not check the PLL with DCC, but are there to be exclusive use of these?

    Sorry I don't understand this question either.    The only suggestion I have is that HET is likely clocked from the PLL so in a sense you are getting a read of the PLL through the HET you just need to decide if it is accurate enough for your purposes.