• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 1263 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C1294NCPDT: GPIO internal block diagram

Daniel Fang
Genius 11600 points
Part Number: TM4C1294NCPDT


Hi

Use one GPIO of TM4C1294 to control RST pin of a external chip. Set GPIO as output and internal pull up. After pull down and release GPIO, the external chip will generate a software reset, then RST keep at 2.3V level. Could you share us internal GPIO block diagram? Thanks.

  • 0
    TI__Guru**** 191906 points
    Hi Daniel,
    Is there a reason why you don't configure the TM4C GPIO in open-drain mode if your external chip reset is a bi-di?
  • 0
    TI__Guru 72500 points

    There are some block diagrams of the GPIO in the datasheet, but I don't think that will help you. Did you configure the GPIO pin as open-drain? If not, when the external device does its software reset it appears that it will try to pull the NRST pin low. Unless the GPIO is configured as an input, or as open drain, you will have a drive conflict. Depending on the relative strength of the external device NRST pin and the GPIO pin, you will get some intermediate level like the 2.3 V you show in the diagram above.