This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi All,
The processor datasheet specifies a setup time requirement for nPORRST signal. This says that a minimum of 2µs setup time is to be provided before Vcc (1V2 line) goes below Vccporh (1.14V min) during power down.
The timing diagram taken from the datasheet is below. Please check parameter "7". Essentially, from the time under voltage on 1V2 line is detected to 1V2 going to 1.14V there should be a delay of at least 2µs. Could somebody help me with how this can be achieved? And what are the implications of not meeting this particular requirement?