This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

RM57L843: RM57L843

Part Number: RM57L843

Hi everyone,

I am working on the MibSPI RAM parity/ecc test. According to TRM of RM57L843, "PTESTEN" bit in PAR_ECC_CTRL and "ECCDIAG_REG(3:0)" should be enabled. 

I am wondering what's the function of "ECCDIAG_REG(3:0)"?  What if I disable the ECCDIAG_REG(3:0)?

 

  • Hello Yue,

    I believe this should be ECCDIAG_EN(3:0) which is in the ECCDIAG_CTRL register. It enables or dsiables the diagnostic mode for testing the ECC logic. It should be disabled during runtime and enabled when testing or in diagnostic mode. The confusion is the inconsistency in naming. I will submit a document feedback notice to insure this get corrected for clarity.
  • Hi Chuck,

    I have tested that the mibspiREG1->UERRSTAT register can be setted without enabling the mibspiREG1->ECCDIAG_CTRL register, seems like the ECCDIAG have no influence with the parity/ecc test.

    And I found the ECCDIAG is not enabled in the SafeTI diagnostic library, as shown below. So what is the function of ECCDIAG register?

     

     

  • Hello Yue,

    The ECCDIAG_EN key allows writes and reads of ECC bits to and from the ECC address space. If the diagnostic is not accessing the ECC address space, then it wouldn't be necessary to use the ECCDIAG_EN key field.