• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 31 subscribers
  • Views 388 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TM4C1231H6PGE: Is there a pin that is prone to this errata GPIO#10?

ck2_m
Intellectual 720 points
Part Number: TM4C1231H6PGE

Hi, everyone,

I have a question.

Please about errata GPIO#10 of TM4C123 series microcomputer.
Is there a pin that is prone to this errata GPIO#10?

When conducted an ESD test with my customer, symptoms similar to errata GPIO#10 occurred on a specific port only.
Is this port internally connected to analog peripherals, is not it easy to be affected?

Best regards,
Maekawa

  • 0
    TI__Guru 72500 points
    The problem with GPIO#10 was originally discovered on a different device that uses the same process node. The problem is associated with the ESD structure which is turned on during an ESD event. On the other device it was I/O pins that were next to 3.3V supply pins that were most susceptible.
  • 0 in reply to Bob Crosby
    Guru 117855 points

    Bob Crosby said:
    I/O pins that were next to 3.3V supply pins that were most susceptible.

    This endless "battle" (enjoyed by ALL semi firms) shows NO SIGNS of abating.     The shrunken "chip internals" - while raising processing speed - have become (even) more "ESD" susceptible/vulnerable.

    Perhaps of interest - working at another (giant) semi firm - we noted those, "I/O pins - most distant from the 3V3 supply pins" proved "most susceptible."    (we attributed that to the raised impedance these "longer" signal paths created)     In the instance you cite - is it possible that reduced impedance (via minimal trace travel) caused an ESD device failure - due to "over-current?"

    This may highlight the "value" of reducing ESD levels at the "board level" - and NOT relying (too heavily) upon the MCU's protection circuits (alone) - to do the "heavy ESD absorbing/lifting!"

  • 0 in reply to Bob Crosby
    Intellectual 720 points
    Hi, Bob,

    Thank you for reply.

    I will answer to the my customer.

    Best regards,
    Maekawa
  • 0 in reply to cb1_mobile
    Intellectual 720 points
    Hi, cb1_mobile,

    Thank you for reply.

    Best regards,
    Maekawa
  • 0 in reply to ck2_m
    Guru 117855 points

    Hi back,

    I believe that this vendor produces an, "ESD Resistant, Multi-Channel" network IC.    I believe that Bob would agree that, "Adding "OFF-MCU" (i.e. external) ESD protection methods/devices - proves (by far) the best means to avoid ESD damage...