This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CCS/LM3S1968: Pleass tell me about Deepsleep mode and wake-up method

Part Number: LM3S1968

Tool/software: Code Composer Studio

I used lm3s1968 mcu.

But I have some problem. it is wake up in deepsleep mode.

I tried GPIO interrupt method

below I tried contents.

If GPIOA has rising Edge,Our cpu is wake up. but do not working anything

our code is below

//ALL GPIOs Input

 //HWREG(0x40004400)=0x00000000;    //A PDR  

HWREG(0x40005400)=0x00000000;   //B PDR  

HWREG(0x40006400)=0x00000000;    //C PDR  

HWREG(0x40007400)=0x00000000;   //D PDR  

HWREG(0x40024400)=0x00000000;   //E PDR  

HWREG(0x40025400)=0x00000000;    //F PDR  

HWREG(0x40026400)=0x00000000;    //G PDR  

HWREG(0x40027400)=0x00000000;    //H PDR  

 //Digital disable  

//HWREG(0x4000451C)=0x00000000;    //A DS  

HWREG(0x4000551C)=0x00000000;    //B DS  

HWREG(0x4000651C)=0x00000000;    //C DS  

HWREG(0x4000751C)=0x00000000;    //D DS  

HWREG(0x4002451C)=0x00000000;    //E DS  

HWREG(0x4002551C)=0x00000000;    //F DS  

HWREG(0x4002651C)=0x00000000;    //G DS  

HWREG(0x4002751C)=0x00000000;    //H DS

 //Alternate Disbale  

//HWREG(0x40004420)=0x00000000;    //A AFSEL  

HWREG(0x40005420)=0x00000000;    //B AFSEL  

HWREG(0x40006420)=0x00000000;    //C AFSEL  

HWREG(0x40007420)=0x00000000;    //D AFSEL

 HWREG(0x40024420)=0x00000000;    //E AFSEL  

HWREG(0x40025420)=0x00000000;    //F AFSEL  

HWREG(0x40026420)=0x00000000;    //G AFSEL

 HWREG(0x40027420)=0x00000000;    //H AFSEL

  //Pullup disable  

//HWREG(0x40004510)=0x00000000;    //A PUR

HWREG(0x40005510)=0x00000000;    //B PUR  

HWREG(0x40006510)=0x00000000;    //C PUR  

HWREG(0x40007510)=0x00000000;    //D PUR  

HWREG(0x40024510)=0x00000000;    //E PUR  

HWREG(0x40025510)=0x00000000;    //F PUR  

HWREG(0x40026510)=0x00000000;    //G PUR  

HWREG(0x40027510)=0x00000000;    //H PUR

 //Pulldown disable

 //HWREG(0x40004514)=0x00000000;    //A PDR  

HWREG(0x40005514)=0x00000000;    //B PDR  

HWREG(0x40006514)=0x00000000;    //C PDR  

HWREG(0x40007514)=0x00000000;    //D PDR  

HWREG(0x40024514)=0x00000000;    //E PDR  

HWREG(0x40025514)=0x00000000;    //F PDR  

HWREG(0x40026514)=0x00000000;    //G PDR  

HWREG(0x40027514)=0x00000000;    //H PDR    

SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA);    

SysCtlPeripheralDisable(SYSCTL_PERIPH_ADC);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_CAN0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_CAN1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_CAN2);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_COMP0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_COMP1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_COMP2);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_ETH);  

SysCtlPeripheralEnable(SYSCTL_PERIPH_GPIOA);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOB);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOC);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOD);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOE);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOF);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOG);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_GPIOH); 

 SysCtlPeripheralDisable(SYSCTL_PERIPH_HIBERNATE);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_I2C0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_I2C1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_PWM);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_QEI0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_QEI1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_SSI0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_SSI1);  

 SysCtlPeripheralDisable(SYSCTL_PERIPH_TIMER0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_TIMER1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_TIMER2);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_TIMER3);     

SysCtlPeripheralDisable(SYSCTL_PERIPH_UART0);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_UART1);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_UART2);  

SysCtlPeripheralDisable(SYSCTL_PERIPH_WDOG);

SysCtlLDOSet(SYSCTL_LDO_2_45V);  

SysCtlLDOSet(SYSCTL_LDO_2_40V);  

SysCtlLDOSet(SYSCTL_LDO_2_35V);  

SysCtlLDOSet(SYSCTL_LDO_2_30V);  

SysCtlLDOSet(SYSCTL_LDO_2_25V);    

SysCtlPeripheralDeepSleepEnable(SYSCTL_PERIPH_GPIOA);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_ADC);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_CAN0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_CAN1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_CAN2);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_COMP0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_COMP1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_COMP2);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_ETH);

SysCtlPeripheralDeepSleepEnable(SYSCTL_PERIPH_GPIOA);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOB);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOC);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOD);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOE);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOF);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOG);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_GPIOH);   

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_HIBERNATE);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_I2C0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_I2C1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_PWM);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_QEI0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_QEI1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_SSI0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_SSI1);    

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_TIMER0);

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_TIMER1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_TIMER2);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_TIMER3);     

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_UART0);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_UART1);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_UART2);  

SysCtlPeripheralDeepSleepDisable(SYSCTL_PERIPH_WDOG);  

 SysCtlPeripheralClockGating(true);  

ulRCC = HWREG(0x400FE060);  

ulRCC |= 0x00000002;  

HWREG(0x400FE060) = ulRCC;    

HWREG(0x400FE144) = 0x1F800030;          //DSLPCLKCFG  

HWREG(0x400FE120)=0x0;               //DCGC0  

HWREG(0x400FE124)=0x0;               //DCGC1  

HWREG(0x400FE128)=0x0;               //DCGC2    

SysCtlDeepSleep();            //Force CTL to Deep sleep mode.

 

Please tell me about wake up method in deepsleep Mode

 

Best regards.