• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 30 subscribers
  • Views 809 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS3137: Not match HALCoGen and Manual.

Arriy
Expert 1720 points
Part Number: TMS570LS3137
Other Parts Discussed in Thread: HALCOGEN

Hello.

I'm using TMS570LS3137.

And I reading Technical Reference Manual(SPNU499B).
And I using HALCoGen(04.05.01).

A three registers not included in the manual is generated with HALCogen code at "reg_vim.h" and "sl_sys_vim.h ".

"FIRQPR3","REQMASKSET3","WAKEMASKSET3".

How is that ? These register is available?

And do I need readback test to these registers?

Best Regards

  • 0
    TI__Guru**** 197036 points
    Hello,

    The TMS570LS3137 VIM module supports 96 interrupt channels (Table 6-31, SPNS162C), so the FIRQPR3, REQMASKSET3, and WAKEMASKSET3 are not listed in the TRM (spnu499b). Those three registers are located at 0xFFFFFE2C/3C/6C.

    You don't need to readback those registers.
  • 0 in reply to QJ Wang
    Expert 1720 points

    Hello QJ Wang.

    Thank you for your answer.

    I maybe understood.

    Three registers are arranged, but because it corresponds to input channels not supported by TMS570LS3137, does not it make sense to use?


    Finally, I want to confirm.

    REQMASKSETx (In HALCoGen) = REQENASETx (In Tecnical Reference Manual) ?

    Is it different name, but does it mean the same register ?

    Best Regards.

  • 0 in reply to Arriy
    TI__Guru**** 197036 points
    Hello Arriy,

    Yes. HALCoGen uses different names. They are point to the same address.

    HalCoGen:
    Register Name Address Offset
    uint32 REQMASKSET0; /* 0x0030 */
    uint32 REQMASKSET1; /* 0x0034 */
    uint32 REQMASKSET2; /* 0x0038 */
    uint32 REQMASKSET3; /* 0x003C */
    uint32 WAKEMASKSET0; /* 0x0050 */
    uint32 WAKEMASKSET1; /* 0x0054 */
    uint32 WAKEMASKSET2; /* 0x0058 */
    uint32 WAKEMASKSET3; /* 0x005C */

    TRM:

    Address offset Register Name
    30h REQENASET0
    34h REQENASET1
    38h REQENASET2
    3Ch REQENASET3
    50h WAKEENASET0
    54h WAKEENASET1
    58h WAKEENASET2
    5Ch WAKEENASET3