Other Parts Discussed in Thread: HALCOGEN
Hello,
I'm part of software verification project that uses a Hercules Microprocessor as part of our job we need to verify that the exception handler table is hit by the software in any case that each of these ones is triggered. According to the TRM SPNU517b, the table is like this:
0x00000000 Reset
0x00000004 Undefined instruction
0x00000008 Software Interrupt
0x0000000C Prefetch Abort
0x00000010 Data Abort
0x00000014 Reserved for future use
0x00000018 IRQ
0x0000001C FIQ
Because of the way the software is being developed we received updates/changes to the software, so initially we look at the disassembly code in CCS for an SVC instruction set the PC in there let the program run the verify that the address 0x00000008 was hit however with the latest version of the software there are not SVC instructions in the disassembly code and we don't have a clear idea how to generate the Supervisor exception, if anyone can explain how this could be possible I will appreciate it.
Kind regards.
Note: we are not allowed to modify the code in order to do the verification.