This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: TMS570LC4357

Part Number: TMS570LC4357


Hello,

We are currently in development using the TMS570LC4357 component.

By parsing the Reference manual, we are finding the "quadrant" term but nowhere the definiton is given for this one.

Could you provide us the meaning of quadrant ?

Best regards,

Christopher.

  • Hello,

    The peripheral selects (PS) are fractionated into 4 quadrants of 256 bytes each. A peripheral can be mapped to each quadrant as long as the register mapping does't not exceed 256 bytes.

    If a peripheral exceeds 256 bytes for register mapping, it can be mapped into 2 or more consecutive quadrants using the following rules.

    < 256 bytes: 1 quadrant required                                                    for example: PS[16] for GIO 

    >256bytes and <512 bytes: 2 quadrants required                           for example: PS[23] for FTU, or PS[22] for HTU1 and HTU2

    >512 bytes and < 1kB: 4 quadrants required                                  for example: PS[12] or PS[13] for flexray, PS[6] for LIN and SCI

  • PPROTSET0 is one of the peripheral protection set register.

    Bit 0 is for PS0 Quadrant 0 protection set

    Bit 1 is for PS0 Quadrant 1 protection set

    Bit 2 is for PS0 Quadrant 2 protection set

    Bit 3 is for PS0 Quadrant 3 protection set

    Bit 4 is for PS1 Quadrant 0 protection set

    Bit 5 is for PS1 Quadrant 1 protection set

    Bit 6 is for PS1 Quadrant 2 protection set

    Bit 7 is for PS1 Quadrant 3 protection set

    Bit 8   is for PS2 Quadrant 0 protection set                    --> MibSPI1

    Bit 9   is for PS2 Quadrant 1 protection set                   --> MibSPI1

    Bit 10 is for PS2 Quadrant 2 protection set                   -->MibSPI2

    Bit 11 is for PS2 Quadrant 3 protection set              --> MibSPI2

    ....

    The slave uses 2 quadrants:

    Let us consider PS[2] for example.

    MibSPI1 uses Quad0 and Quad1, and MibSPI uses Quad2 and Quad3.

    The bit corresponding to quadrant 0, protects both quadrants 0 and 1. The bit corresponding to quadrant 1 is not implemented.

    The bit corresponding to quadrant 2, protects both quadrants 2 and 3. The bit corresponding to quadrant 3 is not implemented.

    For PS2, bit 8 protects the first 512 bytes, i.e. the quadrants 0 and 1. Bit 9 is not implemented.

    Bit 10 protects the second 512 bytes, i.e. the quadrants 2 and 3. Bit 11 is not implemented.

     

    The slave uses all the four quadrants

    Only the bit corresponding to quadrant 0 of PSn is implemented. It protects the whole 1Kbyte frame. The remaining three bits are not implemented.

    Let us consider PS[12] for flexray

    Bit 16 protects the whole address range of the 1Kbyte PS[12] frame. Bits 9, 10 and 11 are not implemented.