I have 2 TMS570 processors on the same board and there are traces for all 4 MIBSPI1 signals between both processors.
MISO<>MISO
SIMO<>SIMO
CLC<>CLK and
CS3<>CS3.
I have directions and pullups and master and slave properties configured properly but I am not getting data passed.
I am using CS_3 and TG3 for the buffered transfer.
My first question is (I think I saw this): Must I only use CS_0 when configuring an SPI on the TMS570 when used as a slave? Is this both for compatibility mode and MIBSPI modes when the peripheral is a slave?
My second question is: Since this is a cross processor datalink without other devices on the bus, can I NOTuse the CS? and is this possible in both compatibility mode and MIBSPI mode?
Thanks,
Jon