• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 30 subscribers
  • Views 278 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Compiler/RM48L952: SPI Compatability mode. CSn.

Mikhail Medvinskiy
Prodigy 70 points
Part Number: RM48L952

Tool/software: TI C/C++ Compiler

Hi
One slave is connected to the CS0, the other to the CS5 on the same SPI.
I found out that both CSn are activated during the transfer by SPI.
Can you please tell me how to assign a specific number of CSn to the active in compatibility mode?
Thank you.

  • 0
    TI__Guru 59540 points
    Hello Mikhail,

    The CSn is selected in the SPIDAT1 register which is where the data to be shifted out is written in order to initiate a transfer. So, ineffect the CSn configuration is written at the same time as the data to be sent. Specifically bits 23:16 will have the CSn information as shown in section 24.9.2 of the Technical reference manual. The value to be written (CSNR) to assert the CSn0 or CSn5 bits will be determined as shown in the table 24-24.