• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 31 subscribers
  • Views 351 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LS0432: What is Latch-up performance?

Kuerbis
Expert 4145 points

Part Number: TMS570LS0432

Hi Team,

 

What is Latch-up performance at 5.1 Absolute Maximum Ratings in the datasheet (SPNS186B) for TMS570LS0432 ?

How to test it?

Do you have any document for this test?

The customer wants to know it.

 

Thanks and Best regards,

Kuerbis

  • 0
    TI__Guru**** 200246 points
    Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. . Latch-Up is not a risk if the voltage and current levels applied to the device adhere to the absolute maximum ratings.

    100mA is the maximum current what can be injected into pin by voltage outside rails without causing latchup.

    Please refer to JEDEC standard JESD78 for the details