SPI EOT (End Of Transmission) interrupt can be enabled by setting the EOT bit in the SSICR1 (SSI Control 1) register, and setting the TXIM bit in the SSIIM (SSI Interrupt Mask) register, to enable the transmit FIFO Interrupt.
The EOT interrupt is actually triggered (in Freescale SPI mode, the interrupt is triggered for each word transmitted), but it does not raise the TXRIS flag in the SSIRIS (SSI Raw Interrupt Status) register.
Is it a hardware bug ?!