• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 29 subscribers
  • Views 355 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMS570LC4357: CORTEX-R5#7 (ARM ID-780125)

Christopher TRITANT
Expert 1080 points
Part Number: TMS570LC4357

Hello,

We are currenlty using the TMS570LC4357.

Regarding the erreta sheet "CORTEX-R5#7 (ARM ID-780125)" in TMS570 LC4x (Revision B) errata sheets document (SPNZ232A (May 2016)), the ACTLR register mentioned in the workaround is not described in the reference manual.

Could tell us more information about this register? Where can we find information about this register?

Moreover, does the write-back mode is sufficient to avoid concerns  ? (i.e. does the write-back mode is a workaround for this errata sheet).

Best regards,

Christopher

  • 0
    TI__Mastermind 49120 points
    Christopher,

    The ACTLR (Auxiliary Control Register, c1) is described in the Cortex-R5 Technical Reference Manual (on page 119 of DDI0460_r1p1).

    The issue is with normal-type memory that is configured to be write-back cacheable. The workaround suggested in the errata document requires disabling of burst writes from the CPU to normal memories.

    Regards,
    Sunil